INDIA CODE
Type a request or start a voice turn

The register holds dated texts. A date set here selects the text it holds for that day, on the pages that hold one.

Section 24, Semiconductor Integrated Circuits Layout-Design Act, 2000 [S20-9F8]

As at 7 September 2026. In force from 9 December 2000 by S.O. 1192(E) [N12-AG3].

In Semiconductor Integrated Circuits Layout-Design Act, 2000 [A11-6H0]. This text from 9 December 2000. No other text held.

Synthetic. The words of this section are generated by the register; the title, number and year of the Act are real.

Cite: Section 24, Semiconductor Integrated Circuits Layout-Design Act, 2000 [S20-9F8]. Machine: S20-9F8.

24. Power to exempt.—The Central Government may, if it is satisfied that it is necessary in the public interest so to do, by notification, exempt any class of patentees from all or any of the provisions of this Act, subject to such conditions, if any, as may be specified in the notification.

Defined terms in this text (0)

none

Made under this section, or naming it (0)

none

Cited by (0)

none

Not held (0)

none

Duties published under this section (0)

none

Section 24, Semiconductor Integrated Circuits Layout-Design Act, 2000 [S20-9F8]